Routing Congestion in VLSI Circuits
Produktnummer:
18a0048439dde44b91a8057ace1159d038
| Autor: | Sapatnekar, Sachin Saxena, Prashant Shelar, Rupesh S. |
|---|---|
| Themengebiete: | Computer-Aided Design (CAD) Routing Sapatnekar VLSI VLSI circuits estimation integrated circuit metrics optimization routing congestion |
| Veröffentlichungsdatum: | 18.04.2007 |
| EAN: | 9780387300375 |
| Sprache: | Englisch |
| Seitenzahl: | 250 |
| Produktart: | Gebunden |
| Verlag: | Springer US |
| Untertitel: | Estimation and Optimization |
Produktinformationen "Routing Congestion in VLSI Circuits"
This volume provides the reader with a complete understanding of the fundamental causes of routing congestion in present-day and next-generation VLSI circuits, techniques for estimating and relieving congestion, and a critical analysis of the accuracy and effectiveness of these techniques. Readers are supplied with the knowledge to prudently choose an approach that is appropriate to their design goals. The book includes metrics and optimization techniques for routing congestion at various stages of the VLSI design flow, including the architectural level, the logic synthesis/technology mapping level, the placement phase, and the routing phase. The subjects covered include an explanation of why the problem of congestion is important and how it will trend, plus definitions of metrics that are appropriate for measuring congestion, and descriptions of techniques for estimating and optimizing routing congestion issues in cell-/library-based VLSI circuits.
Sie möchten lieber vor Ort einkaufen?
Sie haben Fragen zu diesem oder anderen Produkten oder möchten einfach gerne analog im Laden stöbern? Wir sind gerne für Sie da und beraten Sie auch telefonisch.
Juristische Fachbuchhandlung
Georg Blendl
Parcellistraße 5 (Maxburg)
8033 München
Montag - Freitag: 8:15 -18 Uhr
Samstags geschlossen