Creating Assertion-Based IP
Produktnummer:
184ca27c11b543483381b0df651a53c328
| Autor: | Foster, Harry D. Krolnik, Adam C. |
|---|---|
| Themengebiete: | Assertion-Based Foster Krolnik SystemVerilog Verification Verilog integrated circuits optimization simulation |
| Veröffentlichungsdatum: | 19.11.2010 |
| EAN: | 9781441942180 |
| Sprache: | Englisch |
| Seitenzahl: | 318 |
| Produktart: | Kartoniert / Broschiert |
| Verlag: | Springer US |
Produktinformationen "Creating Assertion-Based IP"
A project’s functional verification testplan is the specification for the verification process. Developing this testplan usually involves the entire engineering team (architects, designers, and verification engineers). This book presents formal testplanning guidelines with examples focused on creating assertion-based verification IP. This is the first book published on this subject. It demonstrates a systematic process for formal specification and formal testplanning, and also demonstrates effective use of assertions languages beyond the traditional language construct discussions. Note that there many books published on assertion languages (such as SystemVerilog assertions and PSL). Yet, none of them discuss the important process of testplanning and using these languages to create verification IP.
Sie möchten lieber vor Ort einkaufen?
Sie haben Fragen zu diesem oder anderen Produkten oder möchten einfach gerne analog im Laden stöbern? Wir sind gerne für Sie da und beraten Sie auch telefonisch.
Juristische Fachbuchhandlung
Georg Blendl
Parcellistraße 5 (Maxburg)
8033 München
Montag - Freitag: 8:15 -18 Uhr
Samstags geschlossen