ASIC/SoC Functional Design Verification
Produktnummer:
180dbfa11392c74f00b1c6fda30abf12de
| Autor: | Mehta, Ashok B. |
|---|---|
| Themengebiete: | Assertion Based Verifiction Functional hardware verification System-on-Chip design System-on-Chip verification SystemVerilog Assertions SystemVerilog Functional Coverage |
| Veröffentlichungsdatum: | 07.07.2017 |
| EAN: | 9783319594170 |
| Sprache: | Englisch |
| Seitenzahl: | 328 |
| Produktart: | Gebunden |
| Verlag: | Springer International Publishing |
| Untertitel: | A Comprehensive Guide to Technologies and Methodologies |
Produktinformationen "ASIC/SoC Functional Design Verification"
This book describes in detail all required technologies and methodologies needed to create a comprehensive, functional design verification strategy and environment to tackle the toughest job of guaranteeing first-pass working silicon. The author first outlines all of the verification sub-fields at a high level, with just enough depth to allow an engineer to grasp the field before delving into its detail. He then describes in detail industry standard technologies such as UVM (Universal Verification Methodology), SVA (SystemVerilog Assertions), SFC (SystemVerilog Functional Coverage), CDV (Coverage Driven Verification), Low Power Verification (Unified Power Format UPF), AMS (Analog Mixed Signal) verification, Virtual Platform TLM2.0/ESL (Electronic System Level) methodology, Static Formal Verification, Logic Equivalency Check (LEC), Hardware Acceleration, Hardware Emulation, Hardware/Software Co-verification, Power Performance Area (PPA) analysis on a virtual platform, ReuseMethodology from Algorithm/ESL to RTL, and other overall methodologies.
Sie möchten lieber vor Ort einkaufen?
Sie haben Fragen zu diesem oder anderen Produkten oder möchten einfach gerne analog im Laden stöbern? Wir sind gerne für Sie da und beraten Sie auch telefonisch.
Juristische Fachbuchhandlung
Georg Blendl
Parcellistraße 5 (Maxburg)
8033 München
Montag - Freitag: 8:15 -18 Uhr
Samstags geschlossen