Produktnummer:
18efaca8c76a374378980ed632ccc13b96
| Themengebiete: | adaptive routing multi-core processor network-on-chip smart memory threshold gates |
|---|---|
| Veröffentlichungsdatum: | 22.11.2013 |
| EAN: | 9783642450723 |
| Sprache: | Englisch |
| Seitenzahl: | 235 |
| Produktart: | Gebunden |
| Herausgeber: | Burg, Andreas Coskun, Ayse Guthaus, Matthew Katkoori, Srinivas Reis, Ricardo |
| Verlag: | Springer Berlin |
| Untertitel: | 20th IFIP WG 10.5/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2012, Santa Cruz, CA, USA, October 7-10, 2012, Revised Selected Papers |
Produktinformationen "VLSI-SoC: From Algorithms to Circuits and System-on-Chip Design"
This book contains extended and revised versions of the best papers presented at the 20th IFIP WG 10.5/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2012, held in Santa Cruz, CA, USA, in October 2012. The 12 papers included in the book were carefully reviewed and selected from the 33 full papers presented at the conference. The papers cover a wide range of topics in VLSI technology and advanced research. They address the current trend toward increasing chip integration and technology process advancements bringing about stimulating new challenges both at the physical and system-design levels, as well as in the test of these systems.
Sie möchten lieber vor Ort einkaufen?
Sie haben Fragen zu diesem oder anderen Produkten oder möchten einfach gerne analog im Laden stöbern? Wir sind gerne für Sie da und beraten Sie auch telefonisch.
Juristische Fachbuchhandlung
Georg Blendl
Parcellistraße 5 (Maxburg)
8033 München
Montag - Freitag: 8:15 -18 Uhr
Samstags geschlossen