SystemVerilog for Verification
Produktnummer:
18476dbd6c10da48d284cce814de5b08ee
| Autor: | Spear, Chris |
|---|---|
| Themengebiete: | Hardware SystemVerilog Verilog field-effect transistor integrated circuit simulation static-induction transistor statistics verification |
| Veröffentlichungsdatum: | 05.11.2010 |
| EAN: | 9781441945617 |
| Auflage: | 2 |
| Sprache: | Englisch |
| Seitenzahl: | 429 |
| Produktart: | Kartoniert / Broschiert |
| Verlag: | Springer US |
| Untertitel: | A Guide to Learning the Testbench Language Features |
Produktinformationen "SystemVerilog for Verification"
The updated and expanded second edition of this book provides practical information for hardware and software engineers using the SystemVerilog language to verify electronic designs. The author explains methodology concepts for constructing testbenches that are modular and reusable. The book includes extensive coverage of the SystemVerilog 3.1a constructs such as classes, program blocks, randomization, assertions, and functional coverage. It also reviews SystemVerilog 3.0 topics such as interfaces and data types. This second edition contains a new chapter that covers programs and interfaces as well as chapters with updated information on directed testbench and OOP, layered, and random testbench for an ATM switch. This edition also includes a new chapter that covers "Interfacing to C" and many new and improved examples and explanations.
Sie möchten lieber vor Ort einkaufen?
Sie haben Fragen zu diesem oder anderen Produkten oder möchten einfach gerne analog im Laden stöbern? Wir sind gerne für Sie da und beraten Sie auch telefonisch.
Juristische Fachbuchhandlung
Georg Blendl
Parcellistraße 5 (Maxburg)
8033 München
Montag - Freitag: 8:15 -18 Uhr
Samstags geschlossen