High-Level Power Analysis and Optimization
Produktnummer:
18f621e99c7da948bbafb4e59c18b4b167
| Autor: | Dey, Sujit Jha, Niraj K. Raghunathan, Anand |
|---|---|
| Themengebiete: | VLSI architecture modeling optimization power management tables |
| Veröffentlichungsdatum: | 21.11.2012 |
| EAN: | 9781461374817 |
| Sprache: | Englisch |
| Seitenzahl: | 175 |
| Produktart: | Kartoniert / Broschiert |
| Verlag: | Springer US |
Produktinformationen "High-Level Power Analysis and Optimization"
High-Level Power Analysis and Optimization presents a comprehensive description of power analysis and optimization techniques at the higher (architecture and behavior) levels of the design hierarchy, which are often the levels that yield the most power savings. This book describes power estimation and optimization techniques for use during high-level (behavioral synthesis), as well as for designs expressed at the register-transfer or architecture level. High-Level Power Analysis and Optimization surveys the state-of-the-art research on the following topics: power estimation/macromodeling techniques for architecture-level designs, high-level power management techniques, and high-level synthesis optimizations for low power. High-Level Power Analysis and Optimization will be very useful reading for students, researchers, designers, design methodology developers, and EDA tool developers who are interested in low-power VLSI design or high-level design methodologies.
Sie möchten lieber vor Ort einkaufen?
Sie haben Fragen zu diesem oder anderen Produkten oder möchten einfach gerne analog im Laden stöbern? Wir sind gerne für Sie da und beraten Sie auch telefonisch.
Juristische Fachbuchhandlung
Georg Blendl
Parcellistraße 5 (Maxburg)
8033 München
Montag - Freitag: 8:15 -18 Uhr
Samstags geschlossen