Fast, Efficient and Predictable Memory Accesses
Produktnummer:
18e01def96e114483694479d0e82a0609b
| Autor: | Marwedel, Peter Wehmeyer, Lars |
|---|---|
| Themengebiete: | Compiler DRAM Energy Memory RAM Timing Predictability embedded systems processor |
| Veröffentlichungsdatum: | 12.07.2006 |
| EAN: | 9781402048210 |
| Sprache: | Englisch |
| Seitenzahl: | 258 |
| Produktart: | Gebunden |
| Verlag: | Springer Netherland |
| Untertitel: | Optimization Algorithms for Memory Architecture Aware Compilation |
Produktinformationen "Fast, Efficient and Predictable Memory Accesses"
Fast, Efficient and Predictable Memory Accesses presents techniques for designing fast, energy-efficient and timing predictable memory systems. By using a careful combination of compiler optimizations and architectural improvements, we can achieve more than what would be feasible at one of the levels in isolation. The described optimization algorithms achieve the goals of high performance and low energy consumption. In addition to these benefits, the use of scratchpad memories significantly improves the timing predictability of the entire system, leading to tighter worst case execution time bounds (WCET). The WCET is a relevant design parameter for all timing critical systems. In addition, the book covers algorithms to exploit the power down modes of main memories in SDRAM technology, as well as the execute-in-place feature of Flash memories. The final chapter considers the impact of the register file, which is also part of the memory hierarchy.
Sie möchten lieber vor Ort einkaufen?
Sie haben Fragen zu diesem oder anderen Produkten oder möchten einfach gerne analog im Laden stöbern? Wir sind gerne für Sie da und beraten Sie auch telefonisch.
Juristische Fachbuchhandlung
Georg Blendl
Parcellistraße 5 (Maxburg)
8033 München
Montag - Freitag: 8:15 -18 Uhr
Samstags geschlossen